


QFKAA


Yosemite 10FG

LA-8391P REV 1.0 Schematic

Intel Processor(Ivy Bridge / Sandy Bridge)
PCH(Panther Point)
2012-02-02 Rev 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HG
				Date	Thursday, February 16, 2012
				Sheet	1 of 61
				Rev	B





www.aitech1.ru

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	WLAN/WIMAX		
+3VS	3G		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	HDMI-CEC	34 H	0011 0100 b
Power	Device	HEX	Address
+3VL	Cap. Sensor		Virtual I2C

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	NVIDIA GPU	9E H	1001 1010 b
+3VS	G-Sensor	40 H	0100 0000 b

Platform	SKU	CPU	PCH	VGA
Calpella	Discrete (DIS@)	Clarksfield/Arrandale	HM76@/HM77@	N13PGSR1@/N13PGLR1@
	Optimus (OPT@)	Arrandale	HM76@/HM77@	N13PGSR1@/N13PGLR1@

BTO Option Table











Function	HDMI				CPU		
description	HDMI				Arrandale	Clarksfield	
explain	UMA	Discrete/ Optimus	COMMON	CEC	Arrandale	Clarksfield	Clarksfield with S3 Power Saving
BTO	IHDMI@	DHDMI@	HDMI@	CEC@	M1@	M3@	PSM3@

Function	MINI PCI-E SLOT		LAN		Fingerprint	CIR	KB Light
description	SLOT2		SLOT1	LAN	Fingerprint	CIR	KB Light
explain	3G	TV Tuner	WIMAX	10/100M	Giga	Fingerprint	KB Light
BTO	3G@	TV@	WIMAX@	8105E@	8111E@	FP@	KBL@





Function	G-SENSOR	SKU		LVDS		Camera & Mic	
description	G-SENSOR	SKU		2D HD/FHD Panel	2D HD eDP	3D Panel	Camera & Mic
explain	G-SENSOR	Discrete	Optimus	Optimus	Optimus	Discrete	Camera & Mic
BTO	GSENSOR@	DIS@	OPT@	LVDS2D@	OPTFHD@	IEDP@	CAM@

Function	GPU	
description	N13P-GS	N13P-GL
explain	N13PGS	N13PGL
BTO	N13PGSR1@	N13PGLR1@




STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON		HIGH	HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW




Routed as a single daisy chain






www.aitech1.ru



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/12/14				Title			
				Deciphered Date				2012/12/31			
								SHEMATICS, MB A8391			
								4019HG			
								Date: Thursday, February 16, 2012			
								Sheet 5 of 61			





Security Classification		Compal Secret Data				Compal Electronics, Inc.											
Issued Date		2011/12/14		Deciphered Date		2012/12/31		Title		SCHEMATICS, MB A8391							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Rev		Document Number		Rev B			
												Customer		4019HG			
										Date:		Thursday, February 16, 2012		Sheet		8 of 61	

POWER

JCPUG
33A

SENSE
LINES

VREF

5A

DDR3 -1.5V RAILS

6A

SA RAIL

MISC

1.2A

1.8V RAIL

TYCO_2013620-2_IVY BRIDGE

©

+GFX CORE
RC198 0.0402 5% DIS@
AT24 VAXG1
AT23 VAXG2
AT21 VAXG3
AT20 VAXG4
AT18 VAXG5
AT17 VAXG6
AR24 VAXG7
AR23 VAXG8
AR21 VAXG9
AR20 VAXG10
AP24 VAXG11
AP23 VAXG12
AP21 VAXG13
AP20 VAXG14
AP17 VAXG15
AN24 VAXG16
AN23 VAXG17
AN21 VAXG18
AN20 VAXG19
AN17 VAXG20
AM24 VAXG21
AM23 VAXG22
AM21 VAXG23
AM20 VAXG24
AM17 VAXG25
AL24 VAXG26
AL23 VAXG27
AL21 VAXG28
AL20 VAXG29
AL18 VAXG30
AL17 VAXG31
AK24 VAXG32
AK23 VAXG33
AK21 VAXG34
AK20 VAXG35
AK17 VAXG36
AJ24 VAXG37
AJ23 VAXG38
AJ21 VAXG39
AJ20 VAXG40
AJ18 VAXG41
AJ17 VAXG42
AH24 VAXG43
AH23 VAXG44
AH21 VAXG45
AH20 VAXG46
AH18 VAXG47
AH17 VAXG48
AH16 VAXG49
AH15 VAXG50
AH14 VAXG51
AH13 VAXG52
AH12 VAXG53
AH11 VAXG54

VAXG_SENSE VAXG_SENSE
VSSAXG_SENSE VSSAXG_SENSE
RC196 1 OPT@ 2 0.0402 5%
RC197 1 OPT@ 2 0.0402 5%
RC105 10.0402 1% OPT@
RC106 10.0402 1% OPT@
VCC_AXG_SENSE <55>
VSS_AXG_SENSE <55>

+V_SM_VREF should
have 20 mil trace width

AL1 +V_SM_VREF
CC65 0.1U_0402 10V7K
RC120 1K 0402 0.5%
RC109 1K 0402 0.5%
+1.5V_CPU

+1.5V_CPU Decoupling:
1X 330U (6m ohm), 6X 10U

VDDQ1 AF7 10U_0805 10V6K
VDDQ2 AF4 10U_0805 10V6K
VDDQ3 AF1 10U_0805 10V6K
VDDQ4 AC7 10U_0805 10V6K
VDDQ5 AC4 10U_0805 10V6K
VDDQ6 AC1 10U_0805 10V6K
VDDQ7 Y7 10U_0805 10V6K
VDDQ8 Y1 10U_0805 10V6K
VDDQ9 U7 10U_0805 10V6K
VDDQ10 U4 10U_0805 10V6K
VDDQ11 U1 10U_0805 10V6K
VDDQ12 P7 10U_0805 10V6K
VDDQ13 P4 10U_0805 10V6K
VDDQ14 P1 10U_0805 10V6K
VDDQ15
ESR 6mohm
CC53 330U_D2_2VM_R6M

+VCCSA Decoupling:
1X 330U (6m ohm), 3X 10U


Bottom Socket Cavity
M27 10U_0805 10V6K
M26 10U_0805 10V6K
M25 10U_0805 10V6K
J26 10U_0805 10V6K
J25 10U_0805 10V6K
J24 10U_0805 10V6K
J23 10U_0805 10V6K
J22 10U_0805 10V6K
H25 10U_0805 10V6K
H24 10U_0805 10V6K
H23 10U_0805 10V6K
Bottom Socket Edge
+VCCSA
RC200 0.0402 5%
CC44 330U_D2_2VM_R6M
+VCCSA_SENSE
H23 +VCCSA_SENSE <54>
RC111 0.0402 5%
C22 H_VCCSA_VID0 H_VCCSA_VID0 <54>
C24 H_VCCSA_VID1 H_VCCSA_VID1 <54>
A19 VCCIO_SEL


VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V

For Sandy Bridge


VCCPLL Decoupling:
1X 330U (6m ohm), 1X 10U, 2x1U

+1.8VS
RC119 0.0805 5%
CC58 10U_0805 10V6K
CC59 10U_0805 10V6K
CC60 10U_0805 10V6K
CC61 10U_0805 10V6K
B6 +1.8VS VCCPLL
A6 VCCPLL2
A2 VCCPLL3
330U_B2_2.5VM_R15M
1U_0402 6.3V6K







DDR3 SO-DIMM A Reverse Type



Intel DDR Vref M3





please place these caps near the reference power plane of CMD/AD

Layout Note:
Place near JDDR1

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMA

Layout Note:
Place near JDDR1.203 and 204



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/12/14				Title			
Deciphered Date				2012/12/31				SCHEMATICS, MB A8391			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom				4019HG			
Date				Thursday, February 16, 2012				Sheet 11 of 61			

Reverse Type DDR3 SO-DIMM B

DDR_B_DQS#[0..7] <7>
DDR_B_DQS#[0..7] <7>
DDR_B_D[0..63] <7>
DDR_B_MA[0..15] <7>


www.aitech1.ru

Layout Note:
Place near JDDRH

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMB

Layout Note:
Place near JDDRH.203 and 204

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019HG	B
Date: Thursday, February 16, 2012				Sheet	61




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/12/14				2012/12/31			
Deciphered Date				2012/12/31				2012/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B				4019HG			
Date: Thursday, February 16, 2012				Sheet 13 of 61				SHEMATICS, MB A8391			

VRAM Interface

<19> MDA[15..0] MDA[15..0]
<19> MDA[31..16] MDA[31..16]
<18> MDA[47..32] MDA[47..32]
<18> MDA[63..48] MDA[63..48]

<20> MDC[15..0] MDC[15..0]
<20> MDC[31..16] MDC[31..16]
<21> MDC[47..32] MDC[47..32]
<21> MDC[63..48] MDC[63..48]




Security Classification	Compal Secret Data		Title	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Rev B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019HG
				Thursday, February 16, 2012
				Sheet 14 of 61

The diagram illustrates the PCB layout for a N13P-PES-A2_FCBGA908 processor, showing the connection of various pins to external components. The layout is organized into several functional blocks:

- VGA:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- TZCLK:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- HDMI:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- LVDS/TMDS:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- TEST:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- SERIAL:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- GENERAL:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.
- NC:** Includes connections for TXCLK+, TXCLK-, TXOUT0+, TXOUT0-, TXOUT1+, TXOUT1-, TXOUT2+, TXOUT2-, TZCLK+, TZCLK-, TZOUT0+, TZOUT0-, TZOUT1+, TZOUT1-, TZOUT2+, TZOUT2-, and HDMI TX2+, HDMI TX2-, HDMI TX1+, HDMI TX1-, HDMI TX0+, HDMI TX0-, HDMI CLK+, and HDMI CLK-.

The diagram also shows the connection of various components, including resistors (RV151, RV152, RV153, RV154, RV155, RV156, RV157, RV158, RV159, RV160, RV161, RV162, RV163, RV164, RV165, RV166, RV167, RV168, RV169, RV170, RV171, RV172, RV173, RV174, RV175, RV176, RV177, RV178, RV179, RV180, RV181, RV182, RV183, RV184, RV185, RV186, RV187, RV188, RV189, RV190, RV191, RV192, RV193, RV194, RV195, RV196, RV197, RV198, RV199, RV200, RV201, RV202, RV203, RV204, RV205, RV206, RV207, RV208, RV209, RV210, RV211, RV212, RV213, RV214, RV215, RV216, RV217, RV218, RV219, RV220, RV221, RV222, RV223, RV224, RV225, RV226, RV227, RV228, RV229, RV230, RV231, RV232, RV233, RV234, RV235, RV236, RV237, RV238, RV239, RV240, RV241, RV242, RV243, RV244, RV245, RV246, RV247, RV248, RV249, RV250, RV251, RV252, RV253, RV254, RV255, RV256, RV257, RV258, RV259, RV260, RV261, RV262, RV263, RV264, RV265, RV266, RV267, RV268, RV269, RV270, RV271, RV272, RV273, RV274, RV275, RV276, RV277, RV278, RV279, RV280, RV281, RV282, RV283, RV284, RV285, RV286, RV287, RV288, RV289, RV290, RV291, RV292, RV293, RV294, RV295, RV296, RV297, RV298, RV299, RV300, RV301, RV302, RV303, RV304, RV305, RV306, RV307, RV308, RV309, RV310, RV311, RV312, RV313, RV314, RV315, RV316, RV317, RV318, RV319, RV320, RV321, RV322, RV323, RV324, RV325, RV326, RV327, RV328, RV329, RV330, RV331, RV332, RV333, RV334, RV335, RV336, RV337, RV338, RV339, RV340, RV341, RV342, RV343, RV344, RV345, RV346, RV347, RV348, RV349, RV350, RV351, RV352, RV353, RV354, RV355, RV356, RV357, RV358, RV359, RV360, RV361, RV362, RV363, RV364, RV365, RV366, RV367, RV368, RV369, RV370, RV371, RV372, RV373, RV374, RV375, RV376, RV377, RV378, RV379, RV380, RV381, RV382, RV383, RV384, RV385, RV386, RV387, RV388, RV389, RV390, RV391, RV392, RV393, RV394, RV395, RV396, RV397, RV398, RV399, RV400, RV401, RV402, RV403, RV404, RV405, RV406, RV407, RV408, RV409, RV410, RV411, RV412, RV413, RV414, RV415, RV416, RV417, RV418, RV419, RV420, RV421, RV422, RV423, RV424, RV425, RV426, RV427, RV428, RV429, RV430, RV431, RV432, RV433, RV434, RV435, RV436, RV437, RV438, RV439, RV440, RV441, RV442, RV443, RV444, RV445, RV446, RV447, RV448, RV449, RV450, RV451, RV452, RV453, RV454, RV455, RV456, RV457, RV458, RV459, RV460, RV461, RV462, RV463, RV464, RV465, RV466, RV467, RV468, RV469, RV470, RV471, RV472, RV473, RV474, RV475, RV476, RV477, RV478, RV479, RV480, RV481, RV482, RV483, RV484, RV485, RV486, RV487, RV488, RV489, RV490, RV491, RV492, RV493, RV494, RV495, RV496, RV497, RV498, RV499, RV500, RV501, RV502, RV503, RV504, RV505, RV506, RV507, RV508, RV509, RV510, RV511, RV512, RV513, RV514, RV515, RV516, RV517, RV518, RV519, RV520, RV521, RV522, RV523, RV524, RV525, RV526, RV527, RV528, RV529, RV530, RV531, RV532, RV533, RV534, RV535, RV536, RV537, RV538, RV539, RV540, RV541, RV542, RV543, RV544, RV545, RV546, RV547, RV548, RV549, RV550, RV551, RV552, RV553, RV554, RV555, RV556, RV557, RV558, RV559, RV560, RV561, RV562, RV563, RV564, RV565, RV566, RV567, RV568, RV569, RV570, RV571, RV572, RV573, RV574, RV575, RV576, RV577, RV578, RV579, RV580, RV581, RV582, RV583, RV584, RV585, RV586, RV587, RV588, RV589, RV590, RV591, RV592, RV593, RV594, RV595, RV596, RV597, RV598, RV599, RV600, RV601, RV602, RV603, RV604, RV605, RV606, RV607, RV608, RV609, RV610, RV611, RV612, RV613, RV614, RV615, RV616, RV617, RV618, RV619, RV620, RV621, RV622, RV623, RV624, RV625, RV626, RV627, RV628, RV629, RV630, RV631, RV632, RV633, RV634, RV635, RV636, RV637, RV638, RV639, RV640, RV641, RV642, RV643, RV644, RV645, RV646, RV647, RV648, RV649, RV650, RV651, RV652, RV653, RV654, RV655, RV656, RV657, RV658, RV659, RV660, RV661, RV662, RV663, RV664, RV665, RV666, RV667, RV668, RV669, RV670, RV671, RV672, RV673, RV674, RV675, RV676, RV677, RV678, RV679, RV680, RV681, RV682, RV683, RV684, RV685, RV686, RV687, RV688, RV689, RV690, RV691, RV692, RV693, RV694, RV695, RV696, RV697, RV698, RV699, RV700, RV701, RV702, RV703, RV704, RV705, RV706, RV707, RV708, RV709, RV710, RV711, RV712, RV713, RV714, RV715, RV716, RV717, RV718, RV719, RV720, RV721, RV722, RV723, RV724, RV725, RV726, RV727, RV728, RV729, RV730, RV731, RV732, RV733, RV734, RV735, RV736, RV737, RV738, RV739, RV740, RV741, RV742, RV743, RV744, RV745, RV746, RV747, RV748, RV749, RV750, RV751, RV752, RV753, RV754, RV755, RV756, RV757, RV758, RV759







Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATICS, MB A8391	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019HG	Rev B
				Date: Thursday, February 16, 2012	Sheet 17 of 61

VRAM DDR3 chips (1GB)


64Mx16 DDR3 *8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH

64Mx16 DDR3 *8==>1GB










	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB




<14,21> DQSC[7..0] DQSC[7..0]
<14,21> DQSC# [7..0] DQSC# [7..0]
<14,21> DQMC[7..0] DQMC[7..0]
<14,21> MDC[63..0] MDC[63..0]
<14,21> CMDC[30..0] CMDC[30..0]



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

64Mx16 DDR3 *8==>1GB



LOW HIGH

Signal	Pin	Package	Pin	Package	Signal
<28> LCD_TXOUT0+	LVDS2D@1	2	LVDS_TXOUT0+	<28> LCD_TZOUT0+	OPTFHD@1
	R262	0.0402_5%			R270
<28> LCD_TXOUT0-	LVDS2D@1	2	LVDS_TXOUT0-	<28> LCD_TZOUT0-	OPTFHD@1
	R263	0.0402_5%			R267
<28> LCD_TXOUT1+	LVDS2D@1	2	LVDS_TXOUT1+	<28> LCD_TZOUT1+	OPTFHD@1
	R265	0.0402_5%			R269
<28> LCD_TXOUT1-	LVDS2D@1	2	LVDS_TXOUT1-	<28> LCD_TZOUT1-	OPTFHD@1
	R264	0.0402_5%			R268
<28> LCD_TXOUT2+	LVDS2D@1	2	LVDS_TXOUT2+	<28> LCD_TZOUT2+	OPTFHD@1
	R268	0.0402_5%			R337
<28> LCD_TXOUT2-	LVDS2D@1	2	LVDS_TXOUT2-	<28> LCD_TZOUT2-	OPTFHD@1
	R277	0.0402_5%			R283
<28> LCD_TXCLK+	LVDS2D@1	2	LVDS_TXCLK+	<28> LCD_TZCLK+	OPTFHD@1
	R297	0.0402_5%			R333
<28> LCD_TXCLK-	LVDS2D@1	2	LVDS_TXCLK-	<28> LCD_TZCLK-	OPTFHD@1
	R296	0.0402_5%			R329
<28> LCD_EDID_CLK	LVDS2D@1	2	LVDS_EDID_CLK		
	R300	0.0402_5%			
<28> LCD_EDID_DATA	LVDS2D@1	2	LVDS_EDID_DATA		
	R299	0.0402_5%			
<28> UMA_ENVDD	1	OPT@2	LCD_ENVDD		
	R350	0.0402_5%			
<28> UMA_ENBKL	1	OPT@2	EC_ENBKL	EC_ENBKL	<44>
	R357	0.0402_5%			

<15> VGA_TXOUT0+	3D@	1	R331	0	0.402_5%	LVDS_TXOUT0+
<15> VGA_TXOUT0-	3D@	1	R309	0	0.402_5%	LVDS_TXOUT0-
<15> VGA_TXOUT1+	3D@	1	R317	0	0.402_5%	LVDS_TXOUT1+
<15> VGA_TXOUT1-	3D@	1	R315	0	0.402_5%	LVDS_TXOUT1-
<15> VGA_TXOUT2+	3D@	1	R308	0	0.402_5%	LVDS_TXOUT2+
<15> VGA_TXOUT2-	3D@	1	R302	0	0.402_5%	LVDS_TXOUT2-
<15> VGA_TXCLK+	3D@	1	R305	0	0.402_5%	LVDS_TXCLK+
<15> VGA_TXCLK-	3D@	1	R304	0	0.402_5%	LVDS_TXCLK-
<13> VGA_EDID_CLK	3D@	1	R314	0	0.402_5%	LVDS_EDID_CLK
<13> VGA_EDID_DATA	3D@	1	R310	0	0.402_5%	LVDS_EDID_DATA
<13> VGA_ENVDD	DIS@	1	R356	2	0.402_5%	LCD ENVDD
<13> VGA_ENBKL	DIS@	1	R358	2	0.402_5%	EC ENBKL


Signal	Pin	Function
<6> H_EDP_AUXP	C890	0.1U_0402_10V7K LVDS_EDID_CLK
<6> H_EDP_AUXN	C891	0.1U_0402_10V7K LVDS_EDID_DATA
<6> H_EDP_TXP0	C912	0.1U_0402_10V7K LVDS_TXOUT0+
<6> H_EDP_TXN0	C913	0.1U_0402_10V7K LVDS_TXOUT0-
<6> H_EDP_TXP1	C914	0.1U_0402_10V7K LVDS_TXOUT1+
<6> H_EDP_TXN1	C915	0.1U_0402_10V7K LVDS_TXOUT1-

The diagram shows a timing relationship between several LVDS signals. The signals are: **VGA_TZOUT0+**, **VGA_TZOUT0-**, **VGA_TZOUT1+**, **VGA_TZOUT1-**, **VGA_TZOUT2+**, **VGA_TZOUT2-**, **VGA_TZCLK+**, and **VGA_TZCLK-**. The signals are represented by red trapezoidal waveforms. The timing parameters are indicated by blue arrows and text:


- Setup Time (1 3D@):** Indicated by a blue arrow pointing from the signal transition to the sampling point. The value is 0.0402_5%.
- Hold Time (2 3D@):** Indicated by a blue arrow pointing from the sampling point to the signal transition. The value is 0.0402_5%.
- Signal Labels:** The signals are labeled on the right side of the diagram: **LVDS_TZOUT0+**, **LVDS_TZOUT0-**, **LVDS_TZOUT1+**, **LVDS_TZOUT1-**, **LVDS_TZOUT2+**, **LVDS_TZOUT2-**, **LVDS_TZCLK+**, and **LVDS_TZCLK-**.
- Signal Values:** The signals are labeled with values: **R500**, **R501**, **R502**, **R503**, **R504**, **R505**, **R507**, and **R508**.

only need for 3D with DCDC/B
 ,JLVDS Pin8 can connect to
 +LCV_VDD directly for
 3D w/o DCDC/B

2 @ 1
 R1441 0_0603_5%
 +3VS









RF @ C256 47P 0402_50V8J




Reserve for EMI request

	LVDS cable MB side Pin 22	eDP cable MB side Pin 22
LVDS	GND	
eDP		NC


	LVDS cable MB side Pin 22	eDP cable MB side Pin 22
LVDS	GND	
eDP		NC



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/12/14		Deciphered Date		2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev B	
								4019HG			
								Date: Thursday, February 16, 2012		Sheet 22 of 61	



CRT CONNECTOR



OPTIMUS



<28> UMA_CRT_R	1 OPT@ 2	CRT_R
<28> UMA_CRT_G	1 OPT@ 2	CRT_G
<28> UMA_CRT_B	1 OPT@ 2	CRT_B
<28> UMA_CRT_HSYNC	1 OPT@ 2	CRT_HSYNC
<28> UMA_CRT_VSYNC	1 OPT@ 2	CRT_VSYNC
<28> UMA_CRT_CLK	1 OPT@ 2	CRT_CLK
<28> UMA_CRT_DATA	1 OPT@ 2	CRT_DATA

Close to CRT Connector


DISCRETE

<13> VGA_CRT_R	1 DIS@ 2	CRT_R
<13> VGA_CRT_G	1 DIS@ 2	CRT_G
<13> VGA_CRT_B	1 DIS@ 2	CRT_B
<13> VGA_CRT_HSYNC	1 DIS@ 2	CRT_HSYNC
<13> VGA_CRT_VSYNC	1 DIS@ 2	CRT_VSYNC
<13> VGA_CRT_CLK	1 DIS@ 2	CRT_CLK
<13> VGA_CRT_DATA	1 DIS@ 2	CRT_DATA

Close to CRT Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HG
				Date	Thursday, February 16, 2012
				Sheet	23 of 61



Integrated SUS 1.05V VRM Enable

High - Enable Internal VRs
(must be always pulled high)





HDA_SDO




ME debug mode,
this signal has a weak internal pull down
★Low = Disable (default)
High = Enable (flash descriptor security override)

HDA_SYNC


★This signal has a weak internal pull down
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V
Need to pull high for Chief River Mobile platform




Socket: SP07000F500/SP07000H900
Please place U13 & U4 close to U2 PCH,
please place RH66, RH67, RH68 near UH3
Please place RH267 near RH66, Please place RH271 near RH67,
Please place RH269 near RH68.





HDD
m-SATA
ODD





www.aitech1.ru
















PCH Power Rail Table Refer to PCH EDS R1.0		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTTERM	1.8	0.002
VccRTC	3.3	N/A
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04


+3VALW to +3V_PCH



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HG
				Date	Thursday, February 16, 2012
				Sheet	31 of 61




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/12/14		Deciphered Date		2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXERCISED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		SCHEMATICS, MB A8391	
				Document Number		4019HG	
				Customer		Rev B	
Date: Thursday, February 16, 2012				Sheet		32 of 61	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019HG	Rev B
Date: Thursday, February 16, 2012				Sheet	33 of 61

SATA HDD Conn.




SATA ODD Conn




USB Sleep & Charge Auto-Mode/Mode3


MAX14600 & MAX14617			
CB0 SLP_CHG_M4	CB1 SLP_CHG_M3	CB2 (14617 only)	STATUS
0	0	0	AUTO MODE
0	1	0	Force Dedicated charger mode (MODE3)
1	0	0	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM
1	1	0	Pass-Through (USB) Mode with CDP Emulation: Auto Connect DP/DM to TDP/TDM depending on CDP status
X	X	1	Force Apple 2A Charger Mode: Apple 2A resistor dividers




USB Right-Side



B-CAS Circuit




Finger printer




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/12/14				Deciphered Date			
2011/12/14				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev B			
4019HG				Date				Thursday, February 16, 2012			
Sheet				35				of 61			



<44>






<35



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/12/14		Deciphered Date		2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SCHEMATICS, MB A8391			
				Size	Document Number		
				4019HG			
Date:		Thursday, February 16, 2012		ISheet		36 of 61	













Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATICS, MB A8391	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019HG	
				Date: Thursday, February 16, 2012	Sheet 38 of 61

[illegible]

Pin 1 to 10 connections

W=80mils






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019HG	B
				Date: Thursday, February 16, 2012	Sheet 40 of 61


www.aitech1.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADIO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	
				Document Number	B
				Custom	4019HG
				Date:	Thursday, February 16, 2012
				Sheet	41 of 61


HeadPhone/LINE OUT JACK




EXT.MIC/LINE IN JACK



SPK CONN.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			4019HG	B
			Date: Thursday, February 16, 2012	Sheet 43 of 61





SPI Flash (128KB)


Lid SW

LPC Debug Port


Place the PAD under DDR DIMM.




Keyboard LED





KEYBOARD CONN.




G-Sensor




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8391
4019HG				Rev B
Date: Thursday, February 16, 2012				Sheet 45 of 61














RTC Battery



SP093MX0000

www.aitech1.ru



ACIN

Precharge detector			
	Min.	typ.	Max
H-->L	14.42V	14.74V	15.23V
L-->H	15.39V	15.88V	16.39V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HG
				Date:	Thursday, February 16, 2012
				Sheet	48 of 61
				Rev	B

PH1 under CPU botten side :

CPU thermal protection at 90 degree C
Recovery at 56 degree C


$$R_{set} = 3 * R_{tmh}$$

$$R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$$


$$R_{tmh} \text{ at } 90C = 7.87K, R_{tml} \text{ at } 56C = 26.1K$$

$$R_{set} = 3 * 7.87K = 23.61K \Rightarrow 23.7K$$


$$R_{hyst} = (23.7K * 26.1K) / (3 * 26.1K - 23.7K) = 11.33K \Rightarrow 11.3K$$



Adaptor protection				
Adaptor	Throttling point	ADP_I	Recovery point	ADP_I
90W	113.5W	1.783V	86.4W	1.357V
65W	71.8W	1.504V	62.5W	1.308V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8391	
				Date Document Number	Rev B
				4019HG	
Date:		Thursday, February 16, 2012		Sheet	50 of 61





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B	
				Date	Thursday, February 16, 2012	Sheet 51 of 61	


The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.



VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 8A









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/1/2/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8391
Size	D	Document Number	4019HG	Rev
Date	Thursday, February 16, 2012	Sheet	56	of 61


+CPU_CORE




+CPU_CORE



+CPU_CORE




+GFX_CORE



Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites

+1.05VS_VCCP



www.aitech1.ru

	Chief River	330uF*9m	470uF*4.5m	22uF	10uF
8layer for DC CPU		4		16	10
8layer for QC CPU		5		16	10
6layer for DC CPU		5		16	10
6layer for QC CPU		4	1	16	10
GFX_CORE DC		2		12	
GFX_CORE QC		3		12	
1.05v_VCCP		2		12	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title	SCHEMATICS, MB A8391
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HG
				Date	Thursday, February 16, 2012
				Sheet	57 of 61

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP	Change PU330 to RT8205L	Change source
2.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16VSP	Change PU400 to RT8237C	Change source
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP	Change PU450 to SY8037B	Change source
4.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change HMOS to MDV1525	Change source
5.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16VSP	Change HMOS to MDV1525	Change source
6.	2011/09/29	P49-PWR_BATTERY CONN / OTP	Change PD5,PD6 to SCA00001G00	ESD team request
7.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR589 from 348 to 8.06k	FAE suggestion
8.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR590 from 3.65k to 806	FAE suggestion
10.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC574 from 680P to 0.033u	FAE suggestion
11.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC577 from 4700P to 0.033u	FAE suggestion
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR548 from 1.21k to 8.06k	FAE suggestion
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR550 from 10.7k to 806	FAE suggestion
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC547 from 680P to 0.033u	FAE suggestion
15.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC551 from 4700P to 0.033u	FAE suggestion
16.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Add snubber and boost resistor	For 3x3 H-MOS solution
17.	2011/09/29	P49-PWR_BATTERY CONN / OTP	Add PR22 120k,PR27 100k, PR32 0 Ohm	For 120W adapter protect(9012)
18.	2011/09/29	P58-PWR_VGA_CORE	Remove PC803, PC804 add PC806 47u	For Nvidia suggestion
19.	2011/09/29	P51-PWR_+3VALWP/+5VALWP	Change PC360 to SE000006R80	Change source
20.	2011/09/29	P58-PWR_VGA_CORE	Change PC702 to SE00000H180	Change source
21.	2011/09/29	P49-PWR_BATTERY CONN / OTP	Add PR17 14k, PR33 0 Ohm	For CPU temperature protect(9012)
22.	2011/09/29	P51-PWR_+3VALWP/+5VALWP	Add PR373 0 Ohm	For 3/5 V always power on(9012)

www.aitech1.ru

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8391		
				Size	Document Number	Rev
				Custom	4019HG	B
				Date:	Thursday, February 16, 2012	Sheet 59 of 61

HW PIR (Product Improve Record)

QFKAA LA-8391P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.2

GERBER-OUT DATE: 2011/11/11

Item	Page	Date	Request	Solution
1)	44	2011/9/27	in order to add one AD channel for PWR VR protect of GPU GPS	change PWR_GPS_DOWN# to EC GPIO43.
2)	44	2011/9/27	in order to reduce BOM	change HDPACT to EC_GPIO050
3)	15	2011/9/27	for N13PGL strap pin by NV review	change CB50 to SE000000K80
				modify VRAM Table
				change RV77 to @ due to it is for X76
				change RV98 to @ for N13PGL
				change RV76 to @ for N13PGL
				change RV73 to 45.3k (SD034453280) for N13PGL
				change RV89 to 34.8k (SD034348280) for N13PGL
4)	15	2011/9/28	for N13PGL strap pin by NV review	change RV89 to 30k (SD034300280) for N13PGL
5)	15	2011/9/28	for N13PGS strap pin by NV review	change RV73 BOM sstructure to N13PGS@(34.8K) & N13PGL@(45.3K)
				change RV54 to @
				change RV79 BOM sstructure to N13PGS@(20K) & N13PGL@(10K)
				change RV76 to 10K and N13PGS@
				change RV98 to GSDIS@
				change RV75 to GSOPT@
6)	22	2011/9/29B	by ESD demand	change D84 to SCA00001L00
7)	35	2011/9/29B	by ESD demand	change D82 to SCA00001L00
8)	37	2011/9/29B	by ESD demand	change D92 to SCA00001L00
9)	05	2011/10/05A	follow HW4 check list	reserve decoupling cap CC66, CC67, CC70 for H_PM_SYNC & H_PECI, BUF_CPU_RST#
11)	28	2011/10/05A	by Customer demand	add LVDS dual channel signal
12)	22	2011/10/05A	by Customer demand	add LVDS dual channel signal and 0ohm: R267 R268 R269 R270 R283 R329 R333 R337 (OPTFHD@) and R500 R501 R502 R503 R504 R505 R507 R508 (3D@)
				add RH277 BOM structure : OPTFHD@
13)	26	2011/10/05A	by Customer demand	add unused Dual MOS: Q7B,Q6B
14)	47	2011/10/05A	follow HW4 check list	change RV89 to 10k (SD034100280) for N13PGL
15)	15	2011/10/18a	by NV demaend	change RC79 from @ to always mount
16)	10	2011/10/18a	for PEG reversal	change Function_LED from EC_GPIO4D, PIN86 to EC_GPIO11, PIN25
17)	44	2011/10/18a	discuss with EC	change HDPLOCK from EC_GPIO11, PIN25 to EC_GPIO4D, PIN86
				add GPUPWR_SKIN# on EC_GPIO13, pin27
				change PWRMOS_TEMP from EC_GPIO50, PIN89 to EC_GPIO43, PIN76
				change HDPACT from EC_GPIO43, PIN76 to EC_GPIO50, PIN89
				change RB28 pin1 from PWR_GPS_DOWN# to GPUPWR_SKIN#
				reserve SUSACK# and PCH_SUSPWRDN# by SW demand
18)	27	2011/10/18a	by SW ME demand	change PCH_SUSPWRDN_R to PCH_SUSPWRDN#_R
				add PCH_SUSPWRDN# to EC and RH132
				remove T75
				change SUSACK# to SUSACK#_R
				add RH133 and SUSACK# to EC
19)	46	2011/11/1	new touch pad add new function	add JTR connector Pin15 (PM_SMBCLK) , Pin6 (PM_SMBDATA)
20)	36	2011/11/1	TV tuner(BCAS) 16V reserve	add RM15 and RM16 reserve for TV tuner (BCAS)
21)	42	2011/11/1	avoid SM_EN floating	reserve RA43 for SM_EN 100K pull down reserve
22)	42	2011/11/1	for vendor request	exchange location of RA28 and CA42
23)	42	2011/11/1	for vendor request	RA26 pin2 change name from OSC_IN to OSC_OUT
24)	42	2011/11/1	for vendor request, S&M HP need shut down	delete DA1. add RA19 ,QA5 ,RA42 ,
25)	32	2011/11/2	for lot6 0.5W power consumption	delete CH57 ,PJ3 then add PJ5 ,QH6, CH59, RH228
26)	47	2011/11/2	for lot6 0.5W power consumption	add R5545, Q5527, R5529, R5534
27)	47	2011/11/3	for NV power sequence	R434 change from 220K to 330K
28)	47	2011/11/3	for NV power sequence	change net name from DGPU_PWR_EN# to VGA_PWROK#
29)	32	2011/11/3	for lot6 0.5W power consumption	reserve RH228
30)	46	2011/11/3	for lot6 0.5W power consumption	change D21 power from +5VL to +5VALW
31)	44	2011/11/7	for lot6 0.5W power consumption	add EC pin 70 for PCH_PWR_EN
32)	29	2011/11/7	for NV sequence	delete RH287 for NV sequence
33)	29	2011/11/7	for NV sequence	RH175 change to always mount
34)	29	2011/11/7	for TV tuner 16VS over current Pin	delete RH174 and RH1
35)	29	2011/11/7	for TV tuner 16VS over current Pin	change PCH D44 ball trace name to LNB_OC#
36)	29	2011/11/7	for TV tuner 16VS over current Pin	add RH326 for LNB_OC# pull high
37)	42	2011/11/9	for vendor request	exchange CA42 and RA28 location
38)	40	2011/11/9	for vendor request	add RT67 RT68 RT69 RT70 RT72 RT73
39)	36	2011/11/9	for EMI request	reserve CCL10 for EMI request
40)	37	2011/11/9	for EMI request	reserver RL29 CL43 for EMI request
41)	29	2011/11/9	EC common core for WL_OFF#	PCH pin F46 and RH299 chagne net name from WL_OFF# to PCH_GPIO55
42)	44	2011/11/9	EC common core for WL_OFF#	change EC pin 29 net name from CPSETIN to WL_OFF#
43)	36	2011/11/9	EC common core for WL_OFF#	add R5546 for WL_OFF# pull high to +3V_WLAN
44)	44	2011/11/9	EC common core for WL_OFF#	CPSETIN signal change from EC pin 29 to EC pin 74
45)	44	2011/11/9	LNB_OC# change from PCH pin D44 to EC pin 119	add RH327 pull high to +3VS for LNB_OC#
46)	36	2011/11/15	for vendor demand	change YCL1 from SJ10000CU00 to SJ10000EF00, CCL4 and CCL5 from 30pF to 15pF
47)	15	2011/11/15	for NV recommend	change BOM structure of RV54 from @ to N13PGS@
48)	47	2011/11/15c	for NV DG demand	change R460 from 470ohm to 22ohm
49)	36	2011/11/15d	by EMI demand	change BOM structure of CCL10 from @ to GCLK@
50)	37	2011/11/15d	by EMI demand	change BOM structure of RL29, CL43 from @ to GCLK@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8391
Date: Thursday, February 16, 2012				Sheet 60 of 61

HW PIR (Product Improve Record)

QFKAA LA-8391P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.3
GERBER-OUT DATE: 2011/12/22

Item	Page	Date	Request	Solution
1)	27	2011/11/29a	For DVT hang	Add CH23 CH24 CH25 for SW-node noise.
2)	13	2011/11/29a	For ME request	Change location from JLVDS to JLVDS4
3)	47	2011/12/05a	For reduce Rds-on of +VRAM_1.5VS	Add Q44
4)	05	2011/12/07a	For leakage	Change from +3VALW to +3VALW_PCH of Ucl1
5)	44	2011/12/13a	For design change	Change LNB_EN from PCH to EC and delte RH315, add RB11
6)	24	2011/12/13a	For HDMI leakage	Change Pin 5 of U9 from +5VL to +HDMI_5V_OUT
7)	44	2011/12/13a	For design change RF LED control pin	Change RF LED control pin from PCH to EC.
8)	35	2011/12/15a	For ME request	Change JFF/JPOWER/JPTN from zif to non-zif
9)	40	2011/12/15a	For adjust EXT USB3.0 sequence	Change +3V to +3V_USB control pin from syson to PM_SLP_S4#
10)	41	2011/12/15a	For adjust EXT USB3.0 sequence	Change +3V to +3V_USB control pin from syson to PM_SLP_S4#
11)	22	2011/12/17a	For prevent LVDS burn issue	Add F3 (Poly fuse to prevent burn)
12)	46	2011/12/19a	For ME delete stand-off	Delete H25,H26,H27
13)	46	2011/12/19a	For Wimax flash issue	Change +5VS to +3VS of Wimax LED
14)	46	2011/12/19a	For layout request	Add net name +5VS_FUNC with Function conn power pin
15)	15	2011/12/20a	For NV request	Change RV76 from 10K to 20K
16)	46	2011/12/21a	For power rail change	Change WIMAX LED power rail from +5VS to +5VALW
17)	16	2011/12/22a	For NV request	Change LWE from bead to 4.3ohm resistor
18)	29	2011/12/22a	For EMI request	Add CH29 for EMI request

QFKAA LA-8391P SCHEMATIC CHANGE LIST
REVISION CHANGE: 1.0
GERBER-OUT DATE: 2012/02/02

Item	Page	Date	Request	Solution
1)	36	2012/01/12a	For GCLK	Add CCL13(0.1u) for +3VALW
2)	15	2012/01/12a	For NV suggestion	Change RV 76 from 20K to 45K(Support GEN3)
3)	36	2012/01/12a	For MSATA pin define.	Add RM30 (MSATA define that Pin22 is reserve, so other function need to add PLT_RST#).
4)	36	2012/01/18a	For GCLK	Change CCL13 from +3VLAW to +3VALW_GCLK
5)	41	2012/01/30a	For TV tuner use PCIE interface	Add RM31-RM35 and QM2
6)	26	2012/01/30a	For TV tuner use PCIE interface	Change PCIE 6 from USB to TV tuner
7)	26	2012/01/30a	For TV tuner use PCIE interface	Change CLK_USB30 to CLK_TV and CLKREQ_USB30# to CLKREQ_TV#
8)	11	2012/01/30a	For M1 only	Unmount RC117/RC118/QC7/QC8
9)	46	2012/01/30a	For MP	Unmount SW3
10)	15	2012/01/30a	For NV suggestion	Change RV 73 to 5K
11)	43	2012/01/30a	For EMI request	Add CAS1
12)	41	2012/01/30a	For Internal USB30 only	Delete Page 41

www.aitech1.ru